/*
	This file is part of libswirl
*/
#include "license/bsd"


/*
	gdrom, v3
	Overly complex implementation of a very ugly device
*/

#include "gdromv3.h"

#include "types.h"
#include "libswirl.h"
#include "hw/sh4/sh4_mem.h"
#include "hw/holly/sb.h"
#include "hw/sh4/modules/dmac.h"
#include "hw/sh4/sh4_core.h"
#include "hw/holly/holly_intc.h"

#include "hw/sh4/sh4_mmr.h"
#include "hw/sh4/sh4_sched.h"

#include "hw/sh4/sh4_sched.h"
void nilprintf(...) {}

#define printf_rm nilprintf
#define printf_ata nilprintf
#define printf_spi nilprintf
#define printf_spicmd nilprintf
#define printf_subcode nilprintf 


//// TOPO: FIX THIS <<<
//// Hotfix for android / travis CI

struct GDRomV3_impl final : MMIODevice {
    int gdrom_schid;

    //Sense: ASC - ASCQ - Key
    signed int sns_asc = 0;
    signed int sns_ascq = 0;
    signed int sns_key = 0;


    u32 set_mode_offset = 0;
    read_params_t read_params = { 0 };
    packet_cmd_t packet_cmd = { 0 };
    read_buff_t read_buff = { 0 };
    pio_buff_t pio_buff = { gds_waitcmd, 0 };
    ata_cmd_t ata_cmd = { 0 };
    cdda_t cdda = { 0 };

    gd_states gd_state = gds_waitcmd;
    DiscType gd_disk_type = NoDisk;
    /*
        GD rom reset -> GDS_WAITCMD

        GDS_WAITCMD -> ATA/SPI command [Command code is on ata_cmd]
        SPI Command -> GDS_WAITPACKET -> GDS_SPI_* , depending on input

        GDS_SPI_READSECTOR -> Depending on features , it can do quite a few things
    */
    u32 data_write_mode = 0;

    //Registers
    u32 DriveSel = 0;
    GD_ErrRegT Error = { 0 };
    GD_InterruptReasonT IntReason = { 0 };
    GD_FeaturesT Features = { 0 };
    GD_SecCountT SecCount = { 0 };
    GD_SecNumbT SecNumber = { 0 };

    GD_StatusT GDStatus = { 0 };

    ByteCount_t ByteCount = { 0 };

    //end
    void FillReadBuffer()
    {
        read_buff.cache_index = 0;
        u32 count = read_params.remaining_sectors;
        u32 hint = 0;

        if (count > 32)
        {
            hint = std::max(count - 32, (u32)32);
            count = 32;
        }

        read_buff.cache_size = count * read_params.sector_type;

        g_GDRDisc->ReadSector(read_buff.cache, read_params.start_sector, count, read_params.sector_type);
        read_params.start_sector += count;
        read_params.remaining_sectors -= count;
    }


    void gd_set_state(gd_states state)
    {
        gd_states prev = gd_state;
        gd_state = state;
        switch (state)
        {
        case gds_waitcmd:
            GDStatus.DRDY = 1;   // Can accept ATA command :)
            GDStatus.BSY = 0;    // Does not access command block
            break;

        case gds_procata:
            //verify(prev==gds_waitcmd);    // Validate the previous command ;)

            GDStatus.DRDY = 0;   // Can't accept ATA command
            GDStatus.BSY = 1;    // Accessing command block to process command
            gd_process_ata_cmd();
            break;

        case gds_waitpacket:
            verify(prev == gds_procata); // Validate the previous command ;)

            // Prepare for packet command
            packet_cmd.index = 0;

            // Set CoD, clear BSY and IO
            IntReason.CoD = 1;
            GDStatus.BSY = 0;
            IntReason.IO = 0;

            // Make DRQ valid
            GDStatus.DRQ = 1;

            // ATA can optionally raise the interrupt ...
            // RaiseInterrupt(holly_GDROM_CMD);
            break;

        case gds_procpacket:
            verify(prev == gds_waitpacket); // Validate the previous state ;)

            GDStatus.DRQ = 0;     // Can't accept ATA command
            GDStatus.BSY = 1;     // Accessing command block to process command
            gd_process_spi_cmd();
            break;
            //yep , get/set are the same !
        case gds_pio_get_data:
        case gds_pio_send_data:
            //  When preparations are complete, the following steps are carried out at the device.
            //(1)   Number of bytes to be read is set in "Byte Count" register. 
            ByteCount.full = (u16)(pio_buff.size << 1);
            //(2)   IO bit is set and CoD bit is cleared. 
            IntReason.IO = 1;
            IntReason.CoD = 0;
            //(3)   DRQ bit is set, BSY bit is cleared. 
            GDStatus.DRQ = 1;
            GDStatus.BSY = 0;
            //(4)   INTRQ is set, and a host interrupt is issued.
            asic->RaiseInterrupt(holly_GDROM_CMD);
            /*
            The number of bytes normally is the byte number in the register at the time of receiving
            the command, but it may also be the total of several devices handled by the buffer at that point.
            */
            break;

        case gds_readsector_pio:
        {
            /*
            If more data are to be sent, the device sets the BSY bit and repeats the above sequence
            from step 7.
            */
            GDStatus.BSY = 1;

            u32 sector_count = read_params.remaining_sectors;
            gd_states next_state = gds_pio_end;

            if (sector_count > 27)
            {
                sector_count = 27;
                next_state = gds_readsector_pio;
            }

            g_GDRDisc->ReadSector((u8*)&pio_buff.data[0], read_params.start_sector, sector_count, read_params.sector_type);
            read_params.start_sector += sector_count;
            read_params.remaining_sectors -= sector_count;

            gd_spi_pio_end(0, sector_count * read_params.sector_type, next_state);
        }
        break;

        case gds_readsector_dma:
            FillReadBuffer();
            break;

        case gds_pio_end:

            GDStatus.DRQ = 0;//all data is sent !

            gd_set_state(gds_procpacketdone);
            break;

        case gds_procpacketdone:
            /*
            7.  When the device is ready to send the status, it writes the
            final status (IO, CoD, DRDY set, BSY, DRQ cleared) to the "Status" register before making INTRQ valid.
            After checking INTRQ, the host reads the "Status" register to check the completion status.
            */
            //Set IO, CoD, DRDY
            GDStatus.DRDY = 1;
            IntReason.CoD = 1;
            IntReason.IO = 1;

            //Clear DRQ,BSY
            GDStatus.DRQ = 0;
            GDStatus.BSY = 0;
            //Make INTRQ valid
            asic->RaiseInterrupt(holly_GDROM_CMD);

            //command finished !
            gd_set_state(gds_waitcmd);
            break;

        case gds_process_set_mode:
            memcpy(&reply_11[set_mode_offset], pio_buff.data, pio_buff.size << 1);
            //end pio transfer ;)
            gd_set_state(gds_pio_end);
            break;

        default:
            die("Unhandled GDROM state ...");
            break;
        }
    }


    void gd_setdisc()
    {
        cdda.playing = false;

        DiscType newd = NoDisk;
        
        if (g_GDRDisc) {
            newd = (DiscType)g_GDRDisc->GetDiscType();
        }

        if (newd == NoDisk) {
            sns_asc = 0x29;
            sns_ascq = 0x00;
            sns_key = 0x6;
        } else {
            sns_asc = 0x28;
            sns_ascq = 0x00;
            sns_key = 0x6;
        }

        switch (newd)
        {
        case NoDisk:
            SecNumber.Status = GD_NODISC;
            //GDStatus.BSY=0;
            //GDStatus.DRDY=1;
            break;

        case Open:
            SecNumber.Status = GD_OPEN;
            //GDStatus.BSY=0;
            //GDStatus.DRDY=1;
            break;

        case Busy:
            SecNumber.Status = GD_BUSY;
            GDStatus.BSY = 1;
            GDStatus.DRDY = 0;
            break;

        default:
            if (SecNumber.Status == GD_BUSY)
                SecNumber.Status = GD_PAUSE;
            else
                SecNumber.Status = GD_STANDBY;
            //GDStatus.BSY=0;
            //GDStatus.DRDY=1;
            break;
        }

        if (gd_disk_type == Busy && newd != Busy)
        {
            GDStatus.BSY = 0;
            GDStatus.DRDY = 1;
        }

        gd_disk_type = newd;

        SecNumber.DiscFormat = gd_disk_type >> 4;
    }
    void gd_reset()
    {
        //Reset the drive
        gd_setdisc();
        gd_set_state(gds_waitcmd);
    }
    u32 GetFAD(u8* data, bool msf)
    {
        if (msf)
        {
            printf("GDROM: MSF FORMAT\n");
            return ((data[0] * 60 * 75) + (data[1] * 75) + (data[2]));
        }
        else
        {
            return (data[0] << 16) | (data[1] << 8) | (data[2]);
        }
    }

    //This handles the work of setting up the pio regs/state :)
    void gd_spi_pio_end(u8* buffer, u32 len, gd_states next_state = gds_pio_end)
    {
        verify(len < 0xFFFF);
        pio_buff.index = 0;
        pio_buff.size = len >> 1;
        pio_buff.next_state = next_state;

        if (buffer != 0)
            memcpy(pio_buff.data, buffer, len);

        if (len == 0)
            gd_set_state(next_state);
        else
            gd_set_state(gds_pio_send_data);
    }
    void gd_spi_pio_read_end(u32 len, gd_states next_state)
    {
        verify(len < 0xFFFF);
        pio_buff.index = 0;
        pio_buff.size = len >> 1;
        pio_buff.next_state = next_state;

        if (len == 0)
            gd_set_state(next_state);
        else
            gd_set_state(gds_pio_get_data);
    }
    void gd_process_ata_cmd()
    {
        //Any ATA command clears these bits, unless aborted/error :p
        Error.ABRT = 0;

        if (sns_key == 0x0 || sns_key == 0xB)
            GDStatus.CHECK = 0;
        else
            GDStatus.CHECK = 1;

        switch (ata_cmd.command)
        {
        case ATA_NOP:
            printf_ata("ATA_NOP\n");
            /*
                Setting "abort" in the error register
                Setting an error in the status register
                Clearing "busy" in the status register
                Asserting the INTRQ signal
            */

            //this is all very hacky, I don't know if the abort is correct actually
            //the above comment is from a wrong place in the docs ...

            Error.ABRT = 1;
            Error.Sense = sns_key;
            GDStatus.BSY = 0;
            GDStatus.CHECK = 1;

            asic->RaiseInterrupt(holly_GDROM_CMD);
            gd_set_state(gds_waitcmd);
            break;

        case ATA_SOFT_RESET:
        {
            printf_ata("ATA_SOFT_RESET\n");
            //DRV -> preserved -> wtf is it anyway ?
            gd_reset();
        }
        break;

        case ATA_EXEC_DIAG:
            printf_ata("ATA_EXEC_DIAG\n");
            printf("ATA_EXEC_DIAG -- not implemented\n");
            break;

        case ATA_SPI_PACKET:
            printf_ata("ATA_SPI_PACKET\n");
            gd_set_state(gds_waitpacket);
            break;

        case ATA_IDENTIFY_DEV:
            printf_ata("ATA_IDENTIFY_DEV\n");
            gd_spi_pio_end((u8*)&reply_a1[packet_cmd.data_8[2] >> 1], packet_cmd.data_8[4]);
            break;

        case ATA_IDENTIFY:
            printf_ata("ATA_IDENTIFY\n");

            // Set Signature
            DriveSel &= 0xf0;

            SecCount.full = 1;
            SecNumber.full = 1;
            ByteCount.low = 0x14;
            ByteCount.hi = 0xeb;

            // where did this come from?
            //GDStatus.DRQ = 0;
            
            // ABORT command
            Error.full = 0x4;
            
            GDStatus.full = 0;
            GDStatus.DRDY = 1;
            GDStatus.CHECK = 1;

            asic->RaiseInterrupt(holly_GDROM_CMD);
            gd_set_state(gds_waitcmd);
            break;

        case ATA_SET_FEATURES:
            printf_ata("ATA_SET_FEATURES\n");

            //Set features sets :
            //Error : ABRT
            Error.ABRT = 0;  // Command was not aborted ;) [hopefully ...]

            //status : DRDY , DSC , DF , CHECK
            //DRDY is set on state change
            GDStatus.DSC = 0;
            GDStatus.DF = 0;
            GDStatus.CHECK = 0;
            asic->RaiseInterrupt(holly_GDROM_CMD);  //???
            gd_set_state(gds_waitcmd);
            break;

        default:
            die("Unknown ATA command...");
            break;
        };
    }

    void gd_process_spi_cmd()
    {

        printf_spi("Sense: %02x %02x %02x \n", sns_asc, sns_ascq, sns_key);

        printf_spi("SPI command %02x;", packet_cmd.data_8[0]);
        printf_spi("Params: %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x %02x \n",
            packet_cmd.data_8[0], packet_cmd.data_8[1], packet_cmd.data_8[2], packet_cmd.data_8[3], packet_cmd.data_8[4], packet_cmd.data_8[5],
            packet_cmd.data_8[6], packet_cmd.data_8[7], packet_cmd.data_8[8], packet_cmd.data_8[9], packet_cmd.data_8[10], packet_cmd.data_8[11]);

        if (sns_key == 0x0 || sns_key == 0xB)
            GDStatus.CHECK = 0;
        else
            GDStatus.CHECK = 1;

        switch (packet_cmd.data_8[0])
        {
        case SPI_TEST_UNIT:
            printf_spicmd("SPI_TEST_UNIT\n");

            GDStatus.CHECK = SecNumber.Status == GD_BUSY; // Drive is ready ;)

            gd_set_state(gds_procpacketdone);
            break;

        case SPI_REQ_MODE:
            printf_spicmd("SPI_REQ_MODE\n");
            gd_spi_pio_end((u8*)&reply_11[packet_cmd.data_8[2] >> 1], packet_cmd.data_8[4]);
            break;

            /////////////////////////////////////////////////
            // *FIXME* CHECK FOR DMA, Diff Settings !?!@$#!@%
        case SPI_CD_READ:
        {
#define readcmd packet_cmd.GDReadBlock

            u32 sector_type = 2048;
            if (readcmd.head == 1 && readcmd.subh == 1 && readcmd.data == 1 && readcmd.expdtype == 3 && readcmd.other == 0)
                sector_type = 2340;
            else if (readcmd.head || readcmd.subh || readcmd.other || (!readcmd.data)) // assert
                printf("GDROM: *FIXME* ADD MORE CD READ SETTINGS %d %d %d %d 0x%01X\n", readcmd.head, readcmd.subh, readcmd.other, readcmd.data, readcmd.expdtype);

            u32 start_sector = GetFAD(&readcmd.b[2], readcmd.prmtype);
            u32 sector_count = (readcmd.b[8] << 16) | (readcmd.b[9] << 8) | (readcmd.b[10]);

            read_params.start_sector = start_sector;
            read_params.remaining_sectors = sector_count;
            read_params.sector_type = sector_type;//yeah i know , not really many types supported...

            printf_spicmd("SPI_CD_READ - Sector=%d Size=%d/%d DMA=%d\n", read_params.start_sector, read_params.remaining_sectors, read_params.sector_type, Features.CDRead.DMA);
            if (Features.CDRead.DMA == 1)
            {
                gd_set_state(gds_readsector_dma);
            }
            else
            {
                gd_set_state(gds_readsector_pio);
            }
        }
        break;

        case SPI_GET_TOC:
        {
            printf_spicmd("SPI_GET_TOC\n");
            //printf("SPI_GET_TOC - %d\n",(packet_cmd.data_8[4]) | (packet_cmd.data_8[3]<<8) );
            u32 toc_gd[102];

            //toc - dd/sd
            g_GDRDisc->GetToc(&toc_gd[0], packet_cmd.data_8[1] & 0x1);

            gd_spi_pio_end((u8*)&toc_gd[0], (packet_cmd.data_8[4]) | (packet_cmd.data_8[3] << 8));
        }
        break;

        //mount/map drive ? some kind of reset/unlock ??
        //seems like a non data command :)
        case 0x70:
            printf_spicmd("SPI : unknown ? [0x70]\n");
            //printf("SPI : unknown ? [0x70]\n");
            /*GDStatus.full=0x50; //FIXME
            RaiseInterrupt(holly_GDROM_CMD);*/

            gd_set_state(gds_procpacketdone);
            break;


            // Command 71 seems to trigger some sort of authentication check(?).
            // Update Sept 1st 2010: It looks like after a sequence of events the drive ends up having a specific state.
            // If the drive is fed with a "bootable" disc it ends up in "PAUSE" state. On all other cases it ends up in "STANDBY".
            // Cmd 70 and Error Handling / Sense also seem to take part in the above mentioned sequence of events.
            // This is more or less a hack until more info about this command becomes available. ~Psy
        case 0x71:
        {
            printf_spicmd("SPI : unknown ? [0x71]\n");
            //printf("SPI : unknown ? [0x71]\n");
            extern u32 reply_71_sz;

            gd_spi_pio_end((u8*)&reply_71[0], reply_71_sz);//uCount


            if (g_GDRDisc->GetDiscType() == GdRom || g_GDRDisc->GetDiscType() == CdRom_XA)
                SecNumber.Status = GD_PAUSE;
            else
                SecNumber.Status = GD_STANDBY;
        }
        break;
        case SPI_SET_MODE:
        {
            printf_spicmd("SPI_SET_MODE\n");
            u32 Offset = packet_cmd.data_8[2];
            u32 Count = packet_cmd.data_8[4];
            verify((Offset + Count) < 11);	//cant set write olny things :P
            set_mode_offset = Offset;
            gd_spi_pio_read_end(Count, gds_process_set_mode);
        }

        break;

        case SPI_CD_READ2:
            printf_spicmd("SPI_CD_READ2\n");
            printf("GDROM: Unhandled Sega SPI frame: SPI_CD_READ2\n");

            gd_set_state(gds_procpacketdone);
            break;


        case SPI_REQ_STAT:
        {
            printf_spicmd("SPI_REQ_STAT\n");
            //printf("GDROM: Unhandled Sega SPI frame: SPI_REQ_STAT\n");
            u8 stat[10];

            //0  0   0   0   0   STATUS
            stat[0] = SecNumber.Status;   //low nibble 
            //1 Disc Format Repeat Count
            stat[1] = (u8)(SecNumber.DiscFormat << 4) | (cdda.repeats);
            //2 Address Control
            stat[2] = 0x4;
            //3 TNO
            stat[3] = 2;
            //4 X
            stat[4] = 0;
            //5 FAD
            stat[5] = cdda.CurrAddr.B0;
            //6 FAD
            stat[6] = cdda.CurrAddr.B1;
            //7 FAD
            stat[7] = cdda.CurrAddr.B2;
            //8 Max Read Error Retry Times
            stat[8] = 0;
            //9 0   0   0   0   0   0   0   0
            stat[9] = 0;


            verify((packet_cmd.data_8[2] + packet_cmd.data_8[4]) < 11);
            gd_spi_pio_end(&stat[packet_cmd.data_8[2]], packet_cmd.data_8[4]);
        }
        break;

        case SPI_REQ_ERROR:
            printf_spicmd("SPI_REQ_ERROR\n");
            //printf("GDROM: Unhandled Sega SPI frame: SPI_REQ_ERROR\n");

            u8 resp[10];
            resp[0] = 0xF0;
            resp[1] = 0;
            resp[2] = sns_key;//sense
            resp[3] = 0;
            resp[4] = resp[5] = resp[6] = resp[7] = 0; //Command Specific Information
            resp[8] = sns_asc;//Additional Sense Code
            resp[9] = sns_ascq;//Additional Sense Code Qualifier

            gd_spi_pio_end(resp, packet_cmd.data_8[4]);
            sns_key = 0;
            sns_asc = 0;
            sns_ascq = 0;
            //GDStatus.CHECK=0;
            break;

        case SPI_REQ_SES:
            printf_spicmd("SPI_REQ_SES\n");

            u8 ses_inf[6];
            g_GDRDisc->GetSessionInfo(ses_inf, packet_cmd.data_8[2]);
            ses_inf[0] = SecNumber.Status;
            gd_spi_pio_end((u8*)&ses_inf[0], packet_cmd.data_8[4]);
            break;

        case SPI_CD_OPEN:
            printf_spicmd("SPI_CD_OPEN\n");
            printf("GDROM: Unhandled Sega SPI frame: SPI_CD_OPEN\n");


            gd_set_state(gds_procpacketdone);
            break;

        case SPI_CD_PLAY:
        {
            printf_spicmd("SPI_CD_PLAY\n");
            printf("GDROM: Unhandled Sega SPI frame: SPI_CD_PLAY\n");
            //cdda.CurrAddr.FAD=60000;

            cdda.playing = true;
            SecNumber.Status = GD_PLAY;

            u32 param_type = packet_cmd.data_8[1] & 0x7;
            printf("param_type=%d\n", param_type);
            if (param_type == 1)
            {
                cdda.StartAddr.FAD = cdda.CurrAddr.FAD = GetFAD(&packet_cmd.data_8[2], 0);
                cdda.EndAddr.FAD = GetFAD(&packet_cmd.data_8[8], 0);
                GDStatus.DSC = 1;	//we did the seek xD lol
            }
            else if (param_type == 2)
            {
                cdda.StartAddr.FAD = cdda.CurrAddr.FAD = GetFAD(&packet_cmd.data_8[2], 1);
                cdda.EndAddr.FAD = GetFAD(&packet_cmd.data_8[8], 1);
                GDStatus.DSC = 1;	//we did the seek xD lol
            }
            else if (param_type == 7)
            {
                //Resume from previous pos :)
            }
            else
            {
                die("SPI_CD_SEEK  : not known parameter..");
            }
            cdda.repeats = packet_cmd.data_8[6] & 0xF;
            printf("cdda.StartAddr=%d\n", cdda.StartAddr.FAD);
            printf("cdda.EndAddr=%d\n", cdda.EndAddr.FAD);
            printf("cdda.repeats=%d\n", cdda.repeats);
            printf("cdda.playing=%d\n", cdda.playing);
            printf("cdda.CurrAddr=%d\n", cdda.CurrAddr.FAD);

            gd_set_state(gds_procpacketdone);
        }
        break;

        case SPI_CD_SEEK:
        {
            printf_spicmd("SPI_CD_SEEK\n");
            printf("GDROM: Unhandled Sega SPI frame: SPI_CD_SEEK\n");

            SecNumber.Status = GD_PAUSE;
            cdda.playing = false;

            u32 param_type = packet_cmd.data_8[1] & 0x7;
            printf("param_type=%d\n", param_type);
            if (param_type == 1)
            {
                cdda.StartAddr.FAD = cdda.CurrAddr.FAD = GetFAD(&packet_cmd.data_8[2], 0);
                GDStatus.DSC = 1;	//we did the seek xD lol
            }
            else if (param_type == 2)
            {
                cdda.StartAddr.FAD = cdda.CurrAddr.FAD = GetFAD(&packet_cmd.data_8[2], 1);
                GDStatus.DSC = 1;	//we did the seek xD lol
            }
            else if (param_type == 3)
            {
                //stop audio , goto home
                SecNumber.Status = GD_STANDBY;
                cdda.StartAddr.FAD = cdda.CurrAddr.FAD = 150;
                GDStatus.DSC = 1;	//we did the seek xD lol
            }
            else if (param_type == 4)
            {
                //pause audio -- nothing more
            }
            else
            {
                die("SPI_CD_SEEK  : not known parameter..");
            }

            printf("cdda.StartAddr=%d\n", cdda.StartAddr.FAD);
            printf("cdda.EndAddr=%d\n", cdda.EndAddr.FAD);
            printf("cdda.repeats=%d\n", cdda.repeats);
            printf("cdda.playing=%d\n", cdda.playing);
            printf("cdda.CurrAddr=%d\n", cdda.CurrAddr.FAD);


            gd_set_state(gds_procpacketdone);
        }
        break;

        case SPI_CD_SCAN:
            printf_spicmd("SPI_CD_SCAN\n");
            printf("GDROM: Unhandled Sega SPI frame: SPI_CD_SCAN\n");


            gd_set_state(gds_procpacketdone);
            break;

        case SPI_GET_SCD:
        {
            printf_spicmd("SPI_GET_SCD\n");
            //printf("\nGDROM:\tUnhandled Sega SPI frame: SPI_GET_SCD\n");

            u32 format;
            format = packet_cmd.data_8[1] & 0xF;
            u32 sz;
            u8 subc_info[100];


            //0 Reserved
            subc_info[0] = 0;
            //1 Audio status
            if (SecNumber.Status == GD_STANDBY)
            {
                //13h  Audio playback ended normally
                subc_info[1] = 0x13;
            }
            else if (SecNumber.Status == GD_PAUSE)
            {
                //12h  Audio playback paused
                subc_info[1] = 0x12;
            }
            else if (SecNumber.Status == GD_PLAY)
            {
                //11h  Audio playback in progress
                subc_info[1] = 0x11;
            }
            else
            {
                if (cdda.playing)
                    subc_info[1] = 0x11;//11h	Audio playback in progress
                else
                    subc_info[1] = 0x15;//15h	No audio status information
            }

            subc_info[1] = 0x15;

            if (format == 0)
            {
                sz = 100;
                subc_info[2] = 0;
                subc_info[3] = 100;
                g_GDRDisc->ReadSubChannel(subc_info + 4, 0, 96);
            }
            else
            {
                //2 DATA Length MSB (0 = 0h)
                subc_info[2] = 0;
                //3 DATA Length LSB (14 = Eh)
                subc_info[3] = 0xE;
                //4 Control ADR
                subc_info[4] = (4 << 4) | (1); //Audio :p
                //5-13	DATA-Q
                u8* data_q = &subc_info[5 - 1];
                //-When ADR = 1
                //Byte Description
                //1 TNO
                data_q[1] = 1;//Track number .. dunno whats it :P gotta parse toc xD ;p
                //2 X
                data_q[2] = 1;//gap #1 (main track)
                //3-5   Elapsed FAD within track
                //u32 FAD_el = cdda.CurrAddr.FAD - cdda.StartAddr.FAD;
                data_q[3] = 0;//(u8)(FAD_el>>16);
                data_q[4] = 0;//(u8)(FAD_el>>8);
                data_q[5] = 0;//(u8)(FAD_el>>0);
                //6 0   0   0   0   0   0   0   0
                data_q[6] = 0;//
                //7-9   -> seems to be FAD
                data_q[7] = 0;   //(u8)(cdda.CurrAddr.FAD>>16);
                data_q[8] = 0x0; //(u8)(cdda.CurrAddr.FAD>>8);
                data_q[9] = 0x96;//(u8)(cdda.CurrAddr.FAD>>0);
                sz = 0xE;
                printf_subcode("NON raw subcode read -- partially wrong [format=%d]\n", format);
            }

            gd_spi_pio_end((u8*)&subc_info[0], sz);
        }
        break;

        default:
            printf("GDROM: Unhandled Sega SPI frame: %X\n", packet_cmd.data_8[0]);

            gd_set_state(gds_procpacketdone);
            break;
        }
    }
    //Read handler
    u32 Read(u32 Addr, u32 sz)
    {
        switch (Addr)
        {
            //cancel interrupt
        case GD_STATUS_Read:
            asic->CancelInterrupt(holly_GDROM_CMD);	//Clear INTRQ signal
            printf_rm("GDROM: STATUS [cancel int](v=%X)\n", GDStatus.full);
            return GDStatus.full | (1 << 4);

        case GD_ALTSTAT_Read:
            printf_rm("GDROM: Read From AltStatus (v=%X)\n", GDStatus.full);
            return GDStatus.full | (1 << 4);

        case GD_BYCTLLO:
            printf_rm("GDROM: Read From GD_BYCTLLO\n");
            return ByteCount.low;

        case GD_BYCTLHI:
            printf_rm("GDROM: Read From GD_BYCTLHI\n");
            return ByteCount.hi;

        case GD_DATA:
            if (2 != sz)
                printf("GDROM: Bad size on DATA REG Read\n");

            //if (gd_state == gds_pio_send_data)
            //{
            if (pio_buff.index == pio_buff.size)
            {
                printf("GDROM: Illegal Read From DATA (underflow)\n");
            }
            else
            {
                u32 rv = pio_buff.data[pio_buff.index];
                pio_buff.index += 1;
                ByteCount.full -= 2;
                if (pio_buff.index == pio_buff.size)
                {
                    verify(pio_buff.next_state != gds_pio_send_data);
                    //end of pio transfer !
                    gd_set_state(pio_buff.next_state);
                }
                return rv;
            }

            //}
            //else
            //	printf("GDROM: Illegal Read From DATA (wrong mode)\n");

            return 0;

        case GD_DRVSEL:
            printf_rm("GDROM: Read From DriveSel\n");
            return DriveSel;

        case GD_ERROR_Read:
            printf_rm("GDROM: Read from ERROR Register\n");
            Error.Sense = sns_key;
            return Error.full;

        case GD_IREASON_Read:
            printf_rm("GDROM: Read from INTREASON Register\n");
            return IntReason.full;

        case GD_SECTNUM:
            printf_rm("GDROM: Read from SecNumber Register (v=%X)\n", SecNumber.full);
            return SecNumber.full;

        default:
            printf("GDROM: Unhandled read from address %X, Size:%X\n", Addr, sz);
            return 0;
        }
    }

    //Write Handler
    void Write(u32 Addr, u32 data, u32 sz)
    {
        switch (Addr)
        {
        //ATA_IOPORT_WR_CYLINDER_LOW
        case GD_BYCTLLO:
            printf_rm("GDROM: Write to GD_BYCTLLO = %X, Size:%X\n", data, sz);
            ByteCount.low = (u8)data;
            break;

        //ATA_IOPORT_WR_CYLINDER_HIGH
        case GD_BYCTLHI:
            printf_rm("GDROM: Write to GD_BYCTLHI = %X, Size:%X\n", data, sz);
            ByteCount.hi = (u8)data;
            break;

        case GD_DATA:
        {
            if (2 != sz)
                printf("GDROM: Bad size on DATA REG\n");
            if (gd_state == gds_waitpacket)
            {
                packet_cmd.data_16[packet_cmd.index] = (u16)data;
                packet_cmd.index += 1;
                if (packet_cmd.index == 6)
                    gd_set_state(gds_procpacket);
            }
            else if (gd_state == gds_pio_get_data)
            {
                pio_buff.data[pio_buff.index] = (u16)data;
                pio_buff.index += 1;
                if (pio_buff.size == pio_buff.index)
                {
                    verify(pio_buff.next_state != gds_pio_get_data);
                    gd_set_state(pio_buff.next_state);
                }
            }
            else
            {
                printf("GDROM: Illegal Write to DATA\n");
            }
            return;
        }

        case GD_DEVCTRL_Write:
            printf("GDROM: Write GD_DEVCTRL (Not implemented on Dreamcast)\n");
            break;

        //ATA_IOPORT_WR_DEVICE_HEAD
        case GD_DRVSEL:
            if (data != 0) {
                printf("GDROM: Write to GD_DRVSEL, !=0. Value is: %02X\n", data);
            }
            DriveSel = data;
            break;

            // By writing "3" as Feature Number and issuing the Set Feature command,
            // the PIO or DMA transfer mode set in the Sector Count register can be selected.
            // The actual transfer mode is specified by the Sector Counter Register. 

        case GD_FEATURES_Write:
            printf_rm("GDROM: Write to GD_FEATURES\n");
            Features.full = (u8)data;
            break;

        case GD_SECTCNT_Write:
            printf("GDROM: Write to SecCount = %X\n", data);
            SecCount.full = (u8)data;
            break;

        case GD_SECTNUM:
            printf("GDROM: Write to SecNum; not possible = %X\n", data);
            break;

        case GD_COMMAND_Write:
            verify(sz == 1);
            if ((data != ATA_NOP) && (data != ATA_SOFT_RESET))
                verify(gd_state == gds_waitcmd);
            //printf("\nGDROM:\tCOMMAND: %X !\n", data);
            ata_cmd.command = (u8)data;
            gd_set_state(gds_procata);
            break;

        default:
            printf("\nGDROM:\tUnhandled write to address %X <= %X, Size:%X\n", Addr, data, sz);
            break;
        }
    }

    bool Init() {
        
        sb->RegisterRIO(this, SB_GDST_addr, RIO_WF, 0, STATIC_FORWARD(GDRomV3_impl, DmaStart));

        sb->RegisterRIO(this, SB_GDEN_addr, RIO_WF, 0, STATIC_FORWARD(GDRomV3_impl, DmaEnable));

        gdrom_schid = sh4_sched_register(this, 0, STATIC_FORWARD(GDRomV3_impl, Update));

        gd_setdisc();

        return true;
    }

    void Reset() {
        SB_GDST = 0;
        SB_GDEN = 0;
    }

    SystemBus* sb;
    ASIC* asic;
    SuperH4Mmr* sh4mmr;
    GDRomV3_impl(SuperH4Mmr* sh4mmr, SystemBus* sb, ASIC* asic) : sh4mmr(sh4mmr), sb(sb), asic(asic) {
       
    }

    int getGDROMTicks()
    {
        if (SB_GDST & 1)
        {
            if (SB_GDLEN - SB_GDLEND > 10240)
                return 1000000;										// Large transfers: GD-ROM transfer rate 1.8 MB/s
            else
                return std::min((u32)10240, SB_GDLEN - SB_GDLEND) * 2;	// Small transfers: Max G1 bus rate: 50 MHz x 16 bits
        }
        else
            return 0;
    }

    void ReadCDDA(s16* sector) {
        //silence ! :p
        if (cdda.playing)
        {
            g_GDRDisc->ReadSector((u8*)sector, cdda.CurrAddr.FAD, 1, 2352);
            cdda.CurrAddr.FAD++;
            if (cdda.CurrAddr.FAD == cdda.EndAddr.FAD)
            {
                if (cdda.repeats == 0)
                {
                    //stop
                    cdda.playing = false;
                    SecNumber.Status = GD_STANDBY;
                }
                else
                {
                    //Repeat ;)
                    if (cdda.repeats != 0xf)
                        cdda.repeats--;

                    cdda.CurrAddr.FAD = cdda.StartAddr.FAD;
                }
            }
        }
        else
        {
            memset(sector, 0, 2352);
        }
    }

    void serialize(void** data, unsigned int* total_size) {

        REICAST_S(sns_asc);
        REICAST_S(sns_ascq);
        REICAST_S(sns_key);

        REICAST_S(packet_cmd);
        REICAST_S(set_mode_offset);
        REICAST_S(read_params);
        REICAST_S(packet_cmd);
        REICAST_S(read_buff);
        REICAST_S(pio_buff);
        REICAST_S(set_mode_offset);
        REICAST_S(ata_cmd);
        REICAST_S(cdda);
        REICAST_S(gd_state);
        REICAST_S(gd_disk_type);
        REICAST_S(data_write_mode);
        REICAST_S(DriveSel);
        REICAST_S(Error);
        REICAST_S(IntReason);
        REICAST_S(Features);
        REICAST_S(SecCount);
        REICAST_S(SecNumber);
        REICAST_S(GDStatus);
        REICAST_S(ByteCount);
    }

    void unserialize(void** data, unsigned int* total_size) {
        
        REICAST_US(sns_asc);
        REICAST_US(sns_ascq);
        REICAST_US(sns_key);

        REICAST_US(packet_cmd);
        REICAST_US(set_mode_offset);
        REICAST_US(read_params);
        REICAST_US(packet_cmd);
        REICAST_US(read_buff);
        REICAST_US(pio_buff);
        REICAST_US(set_mode_offset);
        REICAST_US(ata_cmd);
        REICAST_US(cdda);
        REICAST_US(gd_state);
        REICAST_US(gd_disk_type);
        REICAST_US(data_write_mode);
        REICAST_US(DriveSel);
        REICAST_US(Error);
        REICAST_US(IntReason);
        REICAST_US(Features);
        REICAST_US(SecCount);
        REICAST_US(SecNumber);
        REICAST_US(GDStatus);
        REICAST_US(ByteCount);
    }

    int Update(int i, int c, int j)
    {
        if (!(SB_GDST & 1) || !(SB_GDEN & 1) || (read_buff.cache_size == 0 && read_params.remaining_sectors == 0))
        {
            return 0;
        }

        //SB_GDST=0;

        //TODO : Fix dmaor
        u32 dmaor = DMAC_DMAOR.full;

        u32 src = SB_GDSTARD,
            len = SB_GDLEN - SB_GDLEND;

        if (SB_GDLEN & 0x1F)
        {
            die("\n!\tGDROM: SB_GDLEN has invalid size !\n");
            return 0;
        }

        //if we don't have any more sectors to read
        if (read_params.remaining_sectors == 0)
        {
            //make sure we don't underrun the cache :)
            len = std::min(len, read_buff.cache_size);
        }

        len = std::min(len, (u32)10240);
        // do we need to do this for GDROM DMA?
        if (0x8201 != (dmaor & DMAOR_MASK))
        {
            printf("\n!\tGDROM: DMAOR has invalid settings (%X) !\n", dmaor);
            //return;
        }

        if (len == 0)
        {
            printf("\n!\tGDROM: Len: %X, Abnormal Termination !\n", len);
        }

        u32 len_backup = len;
        if (1 == SB_GDDIR)
        {
            while (len)
            {
                u32 buff_size = read_buff.cache_size;
                if (buff_size == 0)
                {
                    verify(read_params.remaining_sectors > 0);
                    //buffer is empty , fill it :)
                    FillReadBuffer();
                }

                //transfer up to len bytes
                if (buff_size > len)
                {
                    buff_size = len;
                }
                WriteMemBlock_nommu_ptr(src, (u32*)&read_buff.cache[read_buff.cache_index], buff_size);
                read_buff.cache_index += buff_size;
                read_buff.cache_size -= buff_size;
                src += buff_size;
                len -= buff_size;
            }
        }
        else
        {
            msgboxf("GDROM: SB_GDDIR %X (TO AICA WAVE MEM?)", MBX_ICONERROR, SB_GDDIR);
        }

        //SB_GDLEN = 0x00000000; //13/5/2k7 -> according to docs these regs are not updated by hardware
        //SB_GDSTAR = (src + len_backup);

        SB_GDLEND += len_backup;
        SB_GDSTARD += len_backup;//(src + len_backup)&0x1FFFFFFF;

        if (SB_GDLEND == SB_GDLEN)
        {
            //printf("Streamed GDMA end - %d bytes transferred\n",SB_GDLEND);
            SB_GDST = 0;//done
            // The DMA end interrupt flag
            asic->RaiseInterrupt(holly_GDROM_DMA);
        }
        //Read ALL sectors
        if (read_params.remaining_sectors == 0)
        {
            //And all buffer :p
            if (read_buff.cache_size == 0)
            {
                //verify(!SB_GDST&1) -> dc can do multi read dma
                gd_set_state(gds_procpacketdone);
            }
        }

        return getGDROMTicks();
    }

    //DMA Start
    void DmaStart(u32 addr, u32 data)
    {
        if (SB_GDEN == 0)
        {
            printf("Invalid GD-DMA start, SB_GDEN=0.Ingoring it.\n");
            return;
        }
        SB_GDST |= data & 1;

        if (SB_GDST == 1)
        {
            SB_GDSTARD = SB_GDSTAR;
            SB_GDLEND = 0;
            //printf("GDROM-DMA start addr %08X len %d\n", SB_GDSTAR, SB_GDLEN);

            int ticks = getGDROMTicks();
            if (ticks < 448)	// FIXME #define
            {
                ticks = Update(0, 0, 0);
            }

            if (ticks)
                sh4_sched_request(gdrom_schid, ticks);
        }
    }

    void DmaEnable(u32 addr, u32 data)
    {
        SB_GDEN = (data & 1);
        if (SB_GDEN == 0 && SB_GDST == 1)
        {
            printf_spi("GD-DMA aborted\n");
            SB_GDST = 0;
        }
    }
};


#include <memory>

MMIODevice* Create_GDRomDevice(SuperH4Mmr* sh4mmr, SystemBus* sb, ASIC* asic) {
    return new GDRomV3_impl(sh4mmr, sb, asic);
}
//Init/Term/Res


//disk changes etc
void libCore_gdrom_disc_change()
{
    if (sh4_cpu) {
        auto gdd = sh4_cpu->GetA0H<GDRomV3_impl>(A0H_GDROM);
        if (gdd) gdd->gd_setdisc();
    }
}

void libCore_CDDA_Sector(s16* sector)
{
    sh4_cpu->GetA0H<GDRomV3_impl>(A0H_GDROM)->ReadCDDA(sector);
}
